Part Number Hot Search : 
SZ303D05 2771K SIC403 RGP30D 2N4123 2N7002K D37P0F00 TL431
Product Description
Full Text Search
 

To Download CPLL66-3900-4300 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  microwave a division of crystek corporation features 3.900ghz-4.300ghz standard 3 wire interface small layout 0.6" 0.6" applications digital radio equipment fixed wireless access satellite communications systems base stations personal communications systems portable radios test instruments wireless infrastructure the cpll66 is a complete pll/synthesizer needing only an ex ternal frequency re ference and supply voltages for the internal pll (phase lock loop) and vco (voltage c ontrolled oscillator ). the crystek cpll66 is programmed using a sta ndard three line inte rface (data, clock and load enable). the cpll66 family has been initially released to cover 1ghz to 5ghz in b ands. it is housed in a compact 0.6-in. 0.6-in. 0.15-in. smd package whic h saves board space. typical phase noise at 4ghz is -90dbc/hz at 10khz offset with 0dbm minimu m output power. 0.60" sq smd CPLL66-3900-4300 12730 commonwealth drive ? fort myers, florida 33913 phone: 239-561-3311 ? 800-237-3061 fax: 239-561-1025 ? www.crystek.com crystek corporation page 1 of 7 rev f
microwave a division of crystek corporation performance specification frequency range: step size: settling time, to within 1khz (freq. step < 25mhz) : output power: output phase noise: (see plot below) @1khz offset @10khz offset @100khz offset @1mhz offset power supply: v1=vco supply v2=pll supply supply current: i1=vco input current i2=pll input current spurious suppression pfdspur reference feedthru 2nd harmonic suppression (2nd harmonic): reference frequency min typ units max khz ghz msec dbm dbc/hz dbc/hz dbc/hz dbc/hz volts volts ma ma dbc dbc dbc mhz dbm ohm ohm c 2500 -3.0 0 +3.0 -75 -85 -85 -120 4.75 5.0 5.25 2.7 3.0 3.3 35 10 -70 -70 -60 -80 -15 10 +3.0 0+6.0 100k 50 -40 +85 rf output level input impedance rf output impedance operating temperature range: 0.60" sq smd CPLL66-3900-4300 dbc 1 -25 3.900 4.300 12730 commonwealth drive ? fort myers, florida 33913 phone: 239-561-3311 ? 800-237-3061 fax: 239-561-1025 ? www.crystek.com crystek corporation page 2 of 7
microwave a division of crystek corporation 0.60" sq smd CPLL66-3900-4300 12730 commonwealth drive ? fort myers, florida 33913 phone: 239-561-3311 ? 800-237-3061 fax: 239-561-1025 ? www.crystek.com crystek corporation page 3 of 7
microwave a division of crystek corporation 0.000 0.030 0.060 0.000 0.042 pad detail le= load enable, cmos input data= serial data input clk= clock ld= lock detect ref= reference input v1= analog supply input (vco) v2= digital supply input (pll) rf= rf output recommended reflow soldering profile 217c 200c 260c 150c 90 secs. max. temperature ramp-up 3c/sec max. preheat 180 secs. max. 8 minutes max. 260c for 10 secs. max. critical temperature zone ramp-down 6c/sec. 0.60" sq smd CPLL66-3900-4300 bottom orientation mark n/c ld clk data le rf v1 v2 ref gnd bottom view gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd 0.140 0.000 top orientation mark top view 0.00 crystek cpll66 3900-4300 date code 0.140 0.220 0.300 0.380 0.460 0.600 0.00 0.100 0.180 0.260 0.340 0.420 0.500 0.600 12730 commonwealth drive ? fort myers, florida 33913 phone: 239-561-3311 ? 800-237-3061 fax: 239-561-1025 ? www.crystek.com crystek corporation page 4 of 7
microwave a division of crystek corporation environmental compliance programming guide for cpll66-xxxx introduction the cpll66 uses a simple 3 wire interface to program four intern al registers. see figure 1. there are four 24 bit registers that need to be programmed. which regi ster is written into is simply controlled by control bits c1 and c2. table i summarizes the truth ta ble for control bits c1 and c2. table i. c2, c1 truth table figure 1. timing diagram control bits c2 c1 data latch 00 01 10 11 r counter n counter (a and b) function latch (including prescaler) initialization latch parameter conditions mechanical shock mil -std-883, method 2002 mechanical vibration m il-std-883, method 2007 solderability mil-st d-883, method 1014 resistance to solvents mi l-std-883, method 2016 t 3 t 4 t 1 t 2 clock data db23 (msb) db22 db2 db1(control bit c2) db0(lsb) (control bit c1) t 6 t 5 le le 0.60" sq smd CPLL66-3900-4300 12730 commonwealth drive ? fort myers, florida 33913 phone: 239-561-3311 ? 800-237-3061 fax: 239-561-1025 ? www.crystek.com crystek corporation page 5 of 7
microwave a division of crystek corporation table ii shows the details of the four 24 bit registers. table ii. latch summary db23 db22 db21 db20 db19 db18 db17 db16 db15 db14 db13 db12 db11 db10 db9 db8 db7 db6 db5 db4 db3 db2 db1 db0 x 0 0 ldp t2 t1 abp2 abp1 r14 r13 r12 r11 r10 r9 r8 r7 r6 r5 r4 r3 r2 r1 c2(0) c1(0) lock detect precision reserved test mode bits anti- backlash width 14-bit reference counter control bits reference counter latch db23 db22 db21 db20 db19 db18 db17 db16 db15 db14 db13 db12 db11 db10 db9 db8 db7 db6 db5 db4 db3 db2 db1 db0 g1 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 a6 a5 a4 a3 a2 a1 c2(0) c1(1) cp gain reserved 13-bit counter 6-bit counter control bits n counter latch db23 db22 db21 db20 db19 db18 db17 db16 db15 db14 db13 db12 db11 db10 db9 db8 db7 db6 db5 db4 db3 db2 db1 db0 p2 p1 pd2 cp16 cp15 cp14 cp13 cp12 cp11 tc4 tc3 tc2 tc1 f5 f4 f3 f2 m3 m2 m1 pd1 f1 c2(1) c1(0) power-down 2 prescaler value current setting2 current setting 1 control bits function latch timer counter control fastlock mode fastlock enable cp three- state pd polarity counter reset power-down 1 muxout control db23 db22 db21 db20 db19 db18 db17 db16 db15 db14 db13 db12 db11 db10 db9 db8 db7 db6 db5 db4 db3 db2 db1 db0 p2 p1 pd2 cp16 cp15 cp14 cp13 cp12 cp11 tc4 tc3 tc2 tc1 f5 f4 f3 f2 m3 m2 m1 pd1 f1 c2(1) c1(1) power-down 2 prescaler value current setting2 current setting 1 control bits initialization latch timer counter control fastlock mode fastlock enable cp three- state pd polarity counter reset power-down 1 muxout control when using the cpll6 6 family in a synthesizer application, al l four 24 bit register s need to be written into after power-up. after writing all four latches the first time, subsequent frequency step changes can be accomplished by changing the n counter latch only. specifications subject to change without notice. 0.60" sq smd CPLL66-3900-4300 12730 commonwealth drive ? fort myers, florida 33913 phone: 239-561-3311 ? 800-237-3061 fax: 239-561-1025 ? www.crystek.com crystek corporation page 6 of 7
microwave a division of crystek corporation programming crystek p/n: CPLL66-3900-4300 the following is specific progr amming for CPLL66-3900-4300 (3.900ghz-4.300ghz with 2500khz step size and 10mhz input reference frequency). program all four registers with the following: r counter latch: 000010 h n counter latch: 003321 h function latch: 9f8083 h the above values will set the CPLL66-3900-4300 to 3.900ghz 0.60" sq smd CPLL66-3900-4300 12730 commonwealth drive ? fort myers, florida 33913 phone: 239-561-3311 ? 800-237-3061 fax: 239-561-1025 ? www.crystek.com crystek corporation page 7 of 7


▲Up To Search▲   

 
Price & Availability of CPLL66-3900-4300

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X